As conventional bulk-MOSFETs are approaching the end of the technology roadmap, MOSFETs with Schottky-barrier (SB) source/drain (S/D) are viewed as very promising candidates due to their low parasitic S/D resistance, superior scalability and low thermal budge [1] . However, due to the existence of the SB at S/D junctions, the drive current of SB MOSFETs is lower than its conventional counterparts while the leakage is much larger. To improve the performance the SB MOSFETs, dopant-segregation (DS) techniques [2] have been widely used. Due to the coupling of tunneling-thermionic (TT) and drift-diffusion (DD) carrier transport, formulation of analytical device models for dopant-segregated Schottky (DSS) MOSFETs is nontrivial and no analytical models are available so far.
Introduction
As conventional bulk-MOSFETs are approaching the end of the technology roadmap, MOSFETs with Schottky-barrier (SB) source/drain (S/D) are viewed as very promising candidates due to their low parasitic S/D resistance, superior scalability and low thermal budge [1] . However, due to the existence of the SB at S/D junctions, the drive current of SB MOSFETs is lower than its conventional counterparts while the leakage is much larger. To improve the performance the SB MOSFETs, dopant-segregation (DS) techniques [2] have been widely used. Due to the coupling of tunneling-thermionic (TT) and drift-diffusion (DD) carrier transport, formulation of analytical device models for dopant-segregated Schottky (DSS) MOSFETs is nontrivial and no analytical models are available so far.
In this paper, we demonstrate analytical device models and a novel subcircuit approach to physically and accurately model the DSS silicon-nanowire (SiNW) MOSFETs. The model is verified with both TCAD and experimental data. Very good agreement is achieved and the unique convex curvature in the I D −V D characteristics for DSS MOSFETs is accurately captured.
Modeling approach
The schematic of an ideal DSS SiNW MOSFET is shown in Fig. 1 . The characteristics of DSS SiNW MOSFETs are found to be very sensitive to the physical parameters such as the length and dopant concentration in the segregation region. Carrier transport could be TT dominant or DD dominant, or a combination of both, which depends on the DS-related parameters. For either TT or DD dominant carrier transport, compact models have been developed by the authors to fully characterize the corresponding devices [3] , [4] . For devices in which carrier transport is dominated by both TT and DD mechanisms, we propose a novel subcircuit approach, which is able to accurately model the unique convex curvature in the I D −V D characteristics.
The DSS device can be conceptually separated into two components: a Schottky diode at the S/D junction and an intrinsic silicon channel. The diode current consists of both thermionic and tunneling currents. The thermionic current is given as 
where A is the SB contact area and A * is the effective
Richardson constant. φ B,s(d) is the Schottky barrier height
(SBH) at the source (drain) junction and n is the ideality factor, which is treated as a fitting parameter.
is the internal voltage between the SB and intrinsic channel.
The tunneling current is given as [5] ( )
where h is the Planck constant, m * is the electron effective mass, F is the electric field at the metal-semiconductor interface.
The DD current in the intrinsic channel is given as 
To solve the above equation, we adopt a subcircuit approach. Both the Schottky-diode model and channel-current model are separately implemented in Hspice using Verilog A, which can be simulated to obtain the internal node voltage V ' s (d) . The subcircuit is shown in the Fig. 2 inset. characteristics can be modeled by the SB-MOSFET model [3] . For the short-channel DSS p-type MOSFETs, the characteristics are modeled using the aforementioned subcircuit approach. Fig. 3 shows the model comparison with TCAD (Medici) simulation, in which a midgap work function is used for the SB junction at S/D. The unique convex curvature in DSS I D −V D can be seen from the output conductance (Fig. 3 inset) and well reproduced by the model. Such characteristics are different from those of either SB or conventional MOSFETs. Fig. 4 shows the model comparison with the measured data for two p-type DSS devices on the same wafer. The segregation length in the first device is long and the device shows the conventional DD characteristics as given in Fig.  4(a) . For the second device, the characteristic falls in between the SB MOSFETs and conventional MOSFETs. By using the subcircuit approach, the unique convex curvature is well reproduced, which can be further justified from the characteristics of the output conductance of the two devices as shown in Fig. 4(c) .
Results and Discussion

Conclusions
In conclusion, we have demonstrated the characteristics of the DSS MOSFETs, which are well reproduced by the proposed analytical model. The unique convex curvature in the I D −V D characteristics is accurately captured by using a novel subcircuit approach. The modeling approach has been verified with both TCAD simulation and experimental data with excellent agreement. 
